app-runlinuxapp/.axconfig.toml at main · arceos-org/app-runlinuxapp · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
# Architecture identifier.
arch = "riscv64" # str
# Platform package.
package = "axplat-riscv64-qemu-virt" # str
# Platform identifier.
platform = "riscv64-qemu-virt" # str
# Stack size of each task.
task-stack-size = 0x40000 # uint
# Number of timer ticks per second (Hz). A timer tick may contain several timer
# interrupts.
ticks-per-sec = 100 # uint

#
# Device specifications
#
[devices]
# IPI interrupt num
ipi-irq = "0x8000_0000_0000_0001" # uint
# MMIO ranges with format (`base_paddr`, `size`).
mmio-ranges = [
    [0x0010_1000, 0x1000],
    [0x0c00_0000, 0x21_0000],
    [0x1000_0000, 0x1000],
    [0x1000_1000, 0x8000],
    [0x3000_0000, 0x1000_0000],
    [0x4000_0000, 0x4000_0000]
] # [(uint, uint)]
# End PCI bus number (`bus-range` property in device tree).
pci-bus-end = 0xff # uint
# Base physical address of the PCIe ECAM space.
pci-ecam-base = 0x3000_0000 # uint
# PCI device memory ranges (`ranges` property in device tree).
pci-ranges = [
    [0x0300_0000, 0x1_0000],
    [0x4000_0000, 0x4000_0000],
    [0x4_0000_0000, 0x4_0000_0000]
] # [(uint, uint)]
# plic@c000000 {
#     phandle = <0x03>;
#     riscv,ndev = <0x5f>;
#     reg = <0x00 0xc000000 0x00 0x600000>;
#     interrupts-extended = <0x02 0x0b 0x02 0x09>;
#     interrupt-controller;
#     compatible = "sifive,plic-1.0.0\0riscv,plic0";
# };
plic-paddr = 0x0c00_0000 # uint
# rtc@101000 {
#     interrupts = <0x0b>;
#     interrupt-parent = <0x03>;
#     reg = <0x00 0x101000 0x00 0x1000>;
#     compatible = "google,goldfish-rtc";
# };
# RTC (goldfish) Address
rtc-paddr = 0x10_1000 # uint
# Timer interrupt frequency in Hz.
timer-frequency = 10_000_000 # uint
# Timer interrupt num.
timer-irq = "0x8000_0000_0000_0005" # uint
uart-irq = 0x0a # uint
# serial@10000000 {
#     interrupts = <0x0a>;
#     interrupt-parent = <0x03>;
#     clock-frequency = "\08@";
#     reg = <0x00 0x10000000 0x00 0x100>;
#     compatible = "ns16550a";
# };
uart-paddr = 0x1000_0000 # uint
# VirtIO MMIO ranges with format (`base_paddr`, `size`).
virtio-mmio-ranges = [
    [0x1000_1000, 0x1000],
    [0x1000_2000, 0x1000],
    [0x1000_3000, 0x1000],
    [0x1000_4000, 0x1000],
    [0x1000_5000, 0x1000],
    [0x1000_6000, 0x1000],
    [0x1000_7000, 0x1000],
    [0x1000_8000, 0x1000]
] # [(uint, uint)]

#
# Platform configs
#
[plat]
# Stack size on bootstrapping. (256K)
boot-stack-size = 0x40000 # uint
# Maximum number of CPUs. For platforms that do not support runtime CPU number
# detection, it's also the number of CPUs to boot.
max-cpu-num = 1
# Kernel address space base.
kernel-aspace-base = "0xffff_ffc0_0000_0000" # uint
# Kernel address space size.
kernel-aspace-size = "0x0000_003f_ffff_f000" # uint
# Base physical address of the kernel image.
kernel-base-paddr = 0x8020_0000 # uint
# Base virtual address of the kernel image.
kernel-base-vaddr = "0xffff_ffc0_8020_0000" # uint
# Offset of bus address and phys address. some boards, the bus address is
# different from the physical address.
phys-bus-offset = 0 # uint
# Base address of the whole physical memory.
phys-memory-base = 0x8000_0000 # uint
# Size of the whole physical memory. (128M)
phys-memory-size = 0x800_0000 # uint
# Linear mapping offset, for quick conversions between physical and virtual
# addresses.
phys-virt-offset = "0xffff_ffc0_0000_0000" # uint