@@ -18,7 +18,7 @@ This crate provides a way to soundly perform such operations.
1818
1919## Platform Support
2020
21- Currently, x86, x86_64, Arm, AArch64, RISC-V, LoongArch64, MIPS32, MIPS64, PowerPC, s390x, MSP430, Arm64EC, AVR, Hexagon, M68k, and Xtensa are supported.
21+ Currently, x86, x86_64, Arm, AArch64, RISC-V, LoongArch64, MIPS32, MIPS64, PowerPC, s390x, MSP430, Arm64EC, AVR, SPARC, Hexagon, M68k, and Xtensa are supported.
2222
2323| target_arch | primitives | load/store | swap/CAS |
2424| -------------------------------- | --------------------------------------------------- | :----------:| :--------:|
@@ -40,6 +40,8 @@ Currently, x86, x86_64, Arm, AArch64, RISC-V, LoongArch64, MIPS32, MIPS64, Power
4040| arm64ec \[ 4] | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64,i128,u128 | ✓ | ✓ |
4141| msp430 \[ 4] (experimental) | isize,usize,i8,u8,i16,u16 | ✓ | ✓ |
4242| avr \[ 4] (experimental) | isize,usize,i8,u8,i16,u16 | ✓ | ✓ |
43+ | sparc \[ 4] \[ 7] (experimental) | isize,usize,i8,u8,i16,u16,i32,u32 | ✓ | ✓ |
44+ | sparc64 \[ 4] (experimental) | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64 | ✓ | ✓ |
4345| hexagon \[ 4] (experimental) | isize,usize,i8,u8,i16,u16,i32,u32,i64,u64 | ✓ | ✓ |
4446| m68k \[ 4] (experimental) | isize,usize,i8,u8,i16,u16,i32,u32 | ✓ | ✓\[ 1] |
4547| xtensa \[ 4] (experimental) | isize,usize,i8,u8,i16,u16,i32,u32 | ✓ | ✓\[ 1] |
@@ -50,6 +52,7 @@ Currently, x86, x86_64, Arm, AArch64, RISC-V, LoongArch64, MIPS32, MIPS64, Power
5052\[ 4] Requires nightly due to ` #![feature(asm_experimental_arch)] ` .<br >
5153\[ 5] Requires cmpxchg16b target feature (enabled by default on Apple and Windows (except Windows 7) targets).<br >
5254\[ 6] Requires target-cpu pwr8+ (powerpc64le is pwr8 by default).<br >
55+ \[ 7] Requires CAS instruction support.<br >
5356
5457Feel free to submit an issue if your target is not supported yet.
5558
0 commit comments