[gfx1201] Add tuned kernel configs and FP8 attention support for AMD RDNA4 (Radeon AI PRO R9700)#2242
Draft
[gfx1201] Add tuned kernel configs and FP8 attention support for AMD RDNA4 (Radeon AI PRO R9700)#2242
Conversation
5 tasks
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Motivation
Following the correctness fixes in #1681 (ISA patches for v_pk_mul_f32, DPP broadcast, buffer_load_lds, and RMSNorm kernel operand syntax), this PR adds the tuning configs and FP8 attention enablement needed to run performant FP8 inference on gfx1201 (AMD Radeon AI PRO R9700) via vLLM.
Evaluated on Qwen3-0.6B-FP8 (dense) and Qwen3-30B-A3B-FP8 (MoE): up to +33% throughput, +25% TPOT improvement over vLLM default.
Technical Details
1. FP8 Triton Attention (
aiter/ops/triton/_triton_kernels/flash_attn_triton_amd/utils.py)Added
"gfx1201"to theFP8_ARCHSfrozenset. Without this, the flash attention Triton dispatcher silently falls back to BF16/FP16 arithmetic even when FP8 tensors are provided, missing the FP8 fast-path.2. CK GEMM Tuned Configs (
aiter/configs/a8w8_blockscale_tuned_gemm.csv,a8w8_blockscale_untuned_gemm.csv)Added ~370 tuned kernel configurations for gfx1201 covering common M/N/K dimensions from Qwen3-0.6B-FP8 and Qwen3-30B-A3B-FP8. Each entry maps a tensor shape to an optimal CK (Composable Kernel) instance for block-scaled FP8 GEMM. Without these, the dispatcher has no valid mapping and falls back to suboptimal kernels or errors.
3. Triton GEMM Configs (
aiter/ops/triton/configs/gemm/gfx1201-*.json)Added 37 Triton GEMM config files for gfx1201 across the following variants:
GEMM-A8W8/GEMM-A8W8_BLOCKSCALE/GEMM-A8W8_BLOCKSCALE_PRESHUFFLED/GEMM-A8W8_PER_TOKEN_SCALEGEMM-A16W16/GEMM-A16W16-ATOMICBATCHED_GEMM-A8W8Includes both default configs and shape-specific overrides for common N/K dimensions (1024/2048/3072/4096/6144 × 1024).
Test Plan
op_tests/test_gemm_a8w8_blockscale.py,op_tests/test_gemm_a8w8.py,op_tests/triton_tests/gemm/basic/test_gemm_a8w8_blockscale.py,op_tests/triton_tests/gemm/basic/test_gemm_a8w8_per_token_scale.pyon gfx1201benchmarks/benchmark_serving.py) on Qwen3-0.6B-FP8 and Qwen3-30B-A3B-FP8Test Result
Benchmarked on AMD Radeon AI PRO R9700 (gfx1201) via vLLM serving benchmark.
Mean TTFT (s) — lower is better
Mean TPOT (s) — lower is better
Total Token Throughput (tok/s) — higher is better
Qwen3-30B-A3B-FP8 (MoE)
Mean TTFT (s) — lower is better
Mean TPOT (s) — lower is better
Total Token Throughput (tok/s) — higher is better
Notes
Submission Checklist