This repository was archived by the owner on Aug 20, 2024. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 179
Pull requests: chipsalliance/firrtl
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Update antlr4, antlr4-runtime to 4.13.2
#2696
opened Aug 5, 2024 by
scala-steward
Contributor
Loading…
Update scala-library, scala-reflect to 2.13.14
#2687
opened May 7, 2024 by
scala-steward
Contributor
Loading…
Update scala-library, scala-reflect to 2.12.19
#2678
opened Feb 27, 2024 by
scala-steward
Contributor
Loading…
Fix invalid references generated by VerilogMemDelays (backport #2588)
Backport
Automated backport, please consider for minor release
#2599
opened Feb 3, 2023 by
mergify
bot
Loading…
Fix to support verilator tests in chisel3 that use MFC to generate unittests
release issue
#2594
opened Jan 19, 2023 by
chick
Contributor
Loading…
14 tasks
Previous Next
ProTip!
What’s not been updated in a month: updated:<2026-03-14.